Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: COUNTER Download
 Description: External input of high-frequency pulse signal frequency, applies to FPGA/CPLD.
 Downloaders recently: [More information of uploader fengyi721]
 To Search: frequency counter FPGA counter
  • [weifen1] - CPLD procedures, dividers
  • [cpld] - a vhdl program use in my prj ,may be giv
  • [bianyantiqu3.30] - Edge extractor, the falling edge of the
  • [TIM_DLY_LED] - Controllable single narrow pulse signal
File list (Check if you may need any files): 
COUNTER.txt

CodeBus www.codebus.net