Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: fen1to7 Download
 Description: This is my ISP programming experiment in the preparation of an independent description of the use of behavior to achieve the prescaler, through two parallel processes on the input signal CLK to 8 minutes frequency, duty cycle 1:7
 Downloaders recently: [More information of uploader 82512730]
 To Search:
  • [xinhao001] - Generated sine wave, square wave, sawtoo
File list (Check if you may need any files):
fen1to7
.......\clk_div.acf
.......\clk_div.fit
.......\clk_div.hex
.......\clk_div.hif
.......\clk_div.mmf
.......\clk_div.ndb
.......\clk_div.pin
.......\clk_div.pof
.......\clk_div.rpt
.......\clk_div.scf
.......\clk_div.snf
.......\clk_div.sof
.......\CLK_DIV.sym
.......\clk_div.ttf
.......\clk_div.vhd
.......\LIB.DLS
.......\U0392087.DLS
.......\U1794970.DLS
.......\U8629063.DLS
    

CodeBus www.codebus.net