Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: txmit Download
 Description: Send asynchronous serial module, 8 data bits, one bit a the end of the start bit
 Downloaders recently: [More information of uploader fangchunen]
 To Search:
  • [compilation.Rar] - this procedure is common synchronous and
  • [Uart] - Software to use single-chip internal tim
File list (Check if you may need any files): 
txmit.v

CodeBus www.codebus.net