Description: Verilog language used in this experiment through the FOR cycle completed 8bit multiplier function, through the ISE simulation tests can be integrated
To Search:
File list (Check if you may need any files):
mult_8b_for
...........\8b_for.ucf
...........\mult_8b_for.ise
...........\mult_8b_for.ise_ISE_Backup
...........\mult_8b_for.ntrc_log
...........\mult_8b_for1.bld
...........\mult_8b_for1.cmd_log
...........\mult_8b_for1.lso
...........\mult_8b_for1.ngc
...........\mult_8b_for1.ngd
...........\mult_8b_for1.ngr
...........\mult_8b_for1.prj
...........\mult_8b_for1.stx
...........\mult_8b_for1.syr
...........\mult_8b_for1.v
...........\mult_8b_for1.xst
...........\mult_8b_for1_prev_built.ngd
...........\mult_8b_for1_summary.html
...........\xst
...........\...\dump.xst
...........\...\........\mult_8b_for1.prj
...........\...\........\................\ngx
...........\...\........\................\...\notopt
...........\...\........\................\...\opt
...........\...\........\................\ntrc.scr
...........\...\projnav.tmp
...........\...\work
...........\...\....\hdllib.ref
...........\...\....\vlg6A
...........\...\....\.....\mult__8b__for1.bin
...........\_ngo
...........\....\netlist.lst
...........\_xmsgs
...........\......\ngdbuild.xmsgs
...........\......\xst.xmsgs
Download