Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: divid Download
 Description: Under a simple divider ISE design, through design led display
 Downloaders recently: [More information of uploader caojing899]
 To Search: divid
File list (Check if you may need any files):
bit
...\sp3050.bit
...\sp3200.bit
...\sp3400.bit
doc
...\lab001简单分频器设计.doc
ise63_pro
.........\automake.log
.........\coregen.log
.........\coregen.prj
.........\ise63_pro.dhp
.........\ise63_pro.npl
.........\led_test1_map.ngm
.........\led_test1_vhdl.prj
.........\__projnav
.........\.........\coregen.rsp
.........\.........\runXst_tcl.rsp
.........\__projnav.log
readme.txt
rtl
...\gen_clk.v
...\gen_clk_tb.v
...\gen_pulse.v
...\gen_pulse_tb.v
...\led_test1.v
...\led_test1_xst.ucf
    

CodeBus www.codebus.net