- Category:
- SCM
- Tags:
-
[Text]
- File Size:
- 1kb
- Update:
- 2012-11-26
- Downloads:
- 0 Times
- Uploaded by:
- jinn_nuk
Description: FPGAs can easily implement binary counters. Let s start with a 16-bits counter.
Starting from the 25MHz clock, we can simply "divide the clock" using the counter. A 16 bits counter counts from 0 to 65535 (65536 different values). The highest bit of the counter toggles at a frequency of 25000000/65536=381Hz.
To Search:
File list (Check if you may need any files):
Simplebeep.txt
Download