Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: example1 Download
 Description: To achieve the clock signal clk is the frequency function is available through the waveform simulation to evaluate the effects.
 Downloaders recently: [More information of uploader panda0429]
 To Search:
File list (Check if you may need any files):
example1
........\db
........\..\div.db_info
........\..\div.eco.cdb
........\..\div.sld_design_entry.sci
........\div.asm.rpt
........\div.done
........\div.fit.rpt
........\div.fit.smsg
........\div.fit.summary
........\div.flow.rpt
........\div.map.rpt
........\div.map.summary
........\div.pin
........\div.pof
........\div.qpf
........\div.qsf
........\div.qws
........\div.sim.rpt
........\div.tan.rpt
........\div.tan.summary
........\div.vhd
........\div.vwf
........\div_assignment_defaults.qdf
    

CodeBus www.codebus.net