Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: Divider-design-in-three-ways Download
 Description: Divider design in three ways (often used to produce second pulse)
 Downloaders recently: [More information of uploader robot007ldh]
 To Search:
File list (Check if you may need any files): 
FreqDiv(等占空比法得到秒脉冲).vhd
FreqDiv(计数输出端取分频的秒脉冲).vhd
FreqDiv(计数进位端得到秒脉冲).vhd

CodeBus www.codebus.net