Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: TIME Download
 Description: The program is the realization of VHDL language of the clock process, with six digital tube display minutes and seconds, respectively, and control functions can be achieved.
 Downloaders recently: [More information of uploader zk2402050417]
 To Search:
File list (Check if you may need any files):
TIME
....\CNT.sym
....\cnt.vhd
....\DECO10.sym
....\deco10.vhd
....\DECODE.sym
....\decode.vhd
....\DIVCLK.sym
....\divclk.vhd
....\LIB.DLS
....\SYSCTRL.sym
....\sysctrl.vhd
....\time.acf
....\time.fit
....\time.gdf
....\time.hex
....\time.hif
....\time.mmf
....\time.ndb
....\time.pin
....\time.pof
....\time.rpt
....\time.snf
....\time.sof
....\time.ttf
....\TIMEC.sym
....\timec.vhd
....\U0847455.DLS
....\U1176002.DLS
....\U1934194.DLS
....\U2192276.DLS
....\U2295292.DLS
....\U3491774.DLS
....\U3824579.DLS
....\U4633980.DLS
....\U4854562.DLS
....\U5518451.DLS
....\U5858590.DLS
....\U6457893.DLS
....\U6589086.DLS
....\U7689130.DLS
....\U8069293.DLS
....\U8148198.DLS
....\U8922537.DLS
....\U9166963.DLS
    

CodeBus www.codebus.net