Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Other assembly language
Title: 16weijiafaqi Download
 Description: This procedure is a full-adder based on the design of a 16-bit adder, using Verilog HDL language to describe.
 Downloaders recently: [More information of uploader sosyu]
 To Search:
File list (Check if you may need any files): 
adder16.v
myadder.v

CodeBus www.codebus.net