Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: eleclock Download
 Description: VHDL realization of the basic functions of electronic bell with engineering documents QUARTUE
 Downloaders recently: [More information of uploader 290368163]
 To Search:
File list (Check if you may need any files):
eleclock
........\clock.asm.rpt
........\clock.done
........\clock.fit.rpt
........\clock.fit.smsg
........\clock.fit.summary
........\clock.flow.rpt
........\clock.map.rpt
........\clock.map.summary
........\clock.pin
........\clock.pof
........\clock.qpf
........\clock.qsf
........\clock.qws
........\clock.sdc
........\clock.sim.rpt
........\clock.tan.rpt
........\clock.tan.summary
........\clock.vhd
........\clock.vwf
........\counter10.vhd
........\counter10.vhd.bak
........\counter24.vhd
........\counter6.vhd
........\db
........\..\add_sub_dlh.tdf
........\..\add_sub_elh.tdf
........\..\add_sub_flh.tdf
........\..\clock.asm.qmsg
........\..\clock.asm_labs.ddb
........\..\clock.cbx.xml
........\..\clock.cmp.cdb
........\..\clock.cmp.hdb
........\..\clock.cmp.kpt
........\..\clock.cmp.logdb
........\..\clock.cmp.rdb
........\..\clock.cmp.tdb
........\..\clock.cmp0.ddb
........\..\clock.db_info
........\..\clock.eco.cdb
........\..\clock.eds_overflow
........\..\clock.fit.qmsg
........\..\clock.fnsim.cdb
........\..\clock.fnsim.hdb
........\..\clock.fnsim.qmsg
........\..\clock.hier_info
........\..\clock.hif
........\..\clock.map.cdb
........\..\clock.map.hdb
........\..\clock.map.logdb
........\..\clock.map.qmsg
........\..\clock.pre_map.cdb
........\..\clock.pre_map.hdb
........\..\clock.rpp.qmsg
........\..\clock.rtlv.hdb
........\..\clock.rtlv_sg.cdb
........\..\clock.rtlv_sg_swap.cdb
........\..\clock.sgate.rvd
........\..\clock.sgate_sm.rvd
........\..\clock.sgdiff.cdb
........\..\clock.sgdiff.hdb
........\..\clock.sim.cvwf
........\..\clock.sim.hdb
........\..\clock.sim.qmsg
........\..\clock.sim.rdb
........\..\clock.simfam
........\..\clock.sld_design_entry.sci
........\..\clock.sld_design_entry_dsc.sci
........\..\clock.sta.qmsg
........\..\clock.syn_hier_info
........\..\clock.tan.qmsg
........\..\clock.tis_db_list.ddb
........\..\mux_cbc.tdf
........\..\mux_mnc.tdf
........\..\prev_cmp_clock.asm.qmsg
........\..\prev_cmp_clock.fit.qmsg
........\..\prev_cmp_clock.map.qmsg
........\..\prev_cmp_clock.qmsg
........\..\prev_cmp_clock.sim.qmsg
........\..\prev_cmp_clock.tan.qmsg
........\..\wed.wsf
........\decoder.vhd
........\decoder.vhd.bak
........\incremental_db
........\..............\compiled_partitions
........\..............\...................\clock.root_partition.map.kpt
........\..............\README
    

CodeBus www.codebus.net