Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: ref3 Download
 Description: nexys 2 vhdl reference project for uart
 Downloaders recently: [More information of uploader dracones_fmg]
 To Search: nexys 2 project
File list (Check if you may need any files):
automake.log
BasysDemo.ucf
debouncer_1_bit.spl
debouncer_1_bit.sym
Deb_1_Bit.vhd
device_usage_statistics.html
divizor.spl
divizor.sym
Divizor.vhd
pepExtractor.prj
prjname.lso
Project.dhp
ref3.ise
ref3.ise.old
ref3.ise_8.1i_backup
ref3.ise_ISE_Backup
ref3.ntrc_log
ref3.prj
ref3.spl
ref3.stx
ref3.sym
ref3.vhd
ref3.xst
ref3_ise7_bak.zip
top_level.bgn
top_level.bit
top_level.bld
top_level.cmd_log
top_level.drc
top_level.jhd
top_level.lso
top_level.ncd
top_level.ngc
top_level.ngd
top_level.ngr
top_level.pad
top_level.par
top_level.pcf
top_level.prj
top_level.sch
top_level.schbak
top_level.schcmd
top_level.stx
top_level.syr
top_level.twr
top_level.twx
top_level.unroutes
top_level.ut
top_level.vhf
top_level.xpi
top_level.xst
top_level_last_par.ncd
top_level_map.mrp
top_level_map.ncd
top_level_map.ngm
top_level_pad.csv
top_level_pad.txt
top_level_prev_built.ngd
top_level_summary.html
top_level_usage.xml
uart.spl
uart.sym
uart.vhd
userlang.tpl
xst
...\dump.xst
...\........\top_level.prj
...\........\.............\ntrc.scr
...\work
...\....\hdllib.ref
...\....\hdpdeps.ref
...\....\sub00
...\....\.....\vhpl00.vho
...\....\.....\vhpl01.vho
...\....\.....\vhpl02.vho
...\....\.....\vhpl03.vho
...\....\.....\vhpl04.vho
...\....\.....\vhpl05.vho
...\....\.....\vhpl06.vho
...\....\.....\vhpl07.vho
...\....\.....\vhpl08.vho
...\....\.....\vhpl09.vho
_impact.cmd
_impact.log
_ngo
....\netlist.lst
_xmsgs
......\bitgen.xmsgs
......\map.xmsgs
......\ngdbuild.xmsgs
......\par.xmsgs
......\trce.xmsgs
......\xst.xmsgs
__projnav.log
    

CodeBus www.codebus.net