Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: ss Download
 Description: DE2 development board sopc the development of science and technology provided by the Friends of routine
 Downloaders recently: [More information of uploader xzdigital]
 To Search: de2 FPGA sopc SRAM_16Bit_512K_hw.t DE2-70
  • [sjjgcyygp] - the CD is data structure (C-language ver
  • [modlesimasimpletutorial.Rar] - a good Chinese language teaching system,
  • [DE2_pio] - DE2_PIO Controller For Altera SOPC Build
  • [DE2_Web_Server] - ALTERA DE2 development board DM9000A a n
  • [FreeDE2] - DE2's schematic diagram!! It's great for
  • [DE2_NIOS_LITE_SRAM] - DE2-SRAM-IP-CORE need to develop friends
  • [cide_7f] - nios ii sopc and ISP1362 about DM9000A p
  • [sopcip] - SOPC to use the IP core, introduced seve
  • [DE2] - -Clk_Div,- Mode_Select,-Watch,-stop_watc
  • [DE2_SD_Card_Audio] - DE2 sopc a classic application of the sy
File list (Check if you may need any files): 
实验
....\SOPC设计实验
....\............\DE2_pin_assignments.csv
....\............\SOPC范例程序.doc
....\............\SRAM_16Bit_512K.v
....\............\SRAM_16Bit_512K_hw.tcl
....\逻辑设计实验
....\............\Counter10.v
....\............\decode_38.v
....\............\ShiftRegVerilog.v
....\............\verilog_example1.doc
....\............\verilog_example2.doc
....\............\verilog_example3.doc

CodeBus www.codebus.net