Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: count64 Download
 Description: To 5MHz frequency clock signal 1.6/3.2 seconds after the optional sync signal, external sync signal can then be forced synchronization
 Downloaders recently: [More information of uploader jiangco]
 To Search:
File list (Check if you may need any files): 
count64.vhd

CodeBus www.codebus.net