Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: request_arbiter Download
 Description: // Inputs------ // // DMACSREQ_i-- The 16-bit signal which stores the single request of all the 16 devices // DMACBREQ_i-- The 16-bit signal which stores the burst request of all the 16 devices // hclk_i-- Clock signal // hresetn_i-- Active low Reset signal // arb_start_i-- This signal when high indicates tat the arbitration shd start. // // Outputs------ // // arb_done_o-- This signal when high indicates that the request arbitration is done. // dev_request_o-- This signal when high indicates that there is a device request. // grant-- This signal holds the value of which device has been given a grant. // burst_req_grant-- This signal when high indicates that a burst request has been given a grant. // single_req_grant-- This signal when high indicates that a single request has been given a grant. // // //
 Downloaders recently: [More information of uploader m.deepalaksmi]
 To Search:
  • [fft2] - The FFT-based FPGA design, very classic,
File list (Check if you may need any files):
request_arbiter.doc
    

CodeBus www.codebus.net