Description: Clk falling edge of each circuit checks the input data. Input data for the serial bit stream din. Occurs when the input data stream 10110, the output Asm output of a clk-wide one, otherwise to 0.
To Search:
File list (Check if you may need any files):
序列检测器\seq.v
..........\tb_seq.v
序列检测器
Download