Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: key Download
 Description: FPGA-based digital lock, using FPGA 2C5 as the primary controller
 Downloaders recently: [More information of uploader jianglongjian]
 To Search:
  • [LOCK] - To Quatus Ⅱ as a platform, the use of VH
File list (Check if you may need any files):
key\mima\Block1.bdf
...\....\ctrl.bsf
...\....\ctrl.vhd
...\....\db\altsyncram_28l.tdf
...\....\..\altsyncram_48l.tdf
...\....\..\altsyncram_fsl.tdf
...\....\..\key_4x4scan0.rtl.mif
...\....\..\mima.db_info
...\....\..\mima.eco.cdb
...\....\..\mima.sld_design_entry.sci
...\....\..\mima0.rtl.mif
...\....\dcfq.vhd
...\....\doudong.bsf
...\....\doudong.vhd
...\....\frequency.bsf
...\....\frequency.vhd
...\....\frequency25.bsf
...\....\frequency25.vhd
...\....\fre_4.bsf
...\....\fre_4.vhd
...\....\keyboard.vhd
...\....\key_4x4scan.bsf
...\....\key_4x4scan.vhd
...\....\key_enter.bsf
...\....\key_enter.vhd
...\....\led_7com.bsf
...\....\led_7com.vhd
...\....\mima.asm.rpt
...\....\mima.bdf
...\....\mima.cdf
...\....\mima.done
...\....\mima.dpf
...\....\mima.fit.eqn
...\....\mima.fit.rpt
...\....\mima.fit.smsg
...\....\mima.fit.summary
...\....\mima.flow.rpt
...\....\mima.map.eqn
...\....\mima.map.rpt
...\....\mima.map.summary
...\....\mima.pin
...\....\mima.pof
...\....\mima.qpf
...\....\mima.qsf
...\....\mima.qws
...\....\mima.sim.rpt
...\....\mima.sof
...\....\mima.tan.rpt
...\....\mima.tan.summary
...\....\mima.vwf
...\....\mima_assignment_defaults.qdf
...\....\scan.bsf
...\....\scan.vhd
...\....\新建文件夹\mima.bdf
...\....\db
...\....\新建文件夹
...\mima
key
    

CodeBus www.codebus.net