Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: add Download
 Description: Their own written with verilog adder, timing simulation has been adopted
 Downloaders recently: [More information of uploader wood904]
 To Search:
File list (Check if you may need any files): 
add\Add.v
...\SerialReceive.v
...\serial_sent.v
add

CodeBus www.codebus.net