Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: lv7 Download
 Description: (1) non-memory access instructions Addition instruction ADD Ri, Rj (Ri+ Rj-> Ri) Subtraction instruction SUB Ri, Rj (Ri-Rj-> Ri) And instruction AND Ri, Rj (Ri and Rj-> Ri) Or instructions OR Ri, Rj (Ri or Rj-> Ri) Register transfer means MOV Ri, Rj (Rj-> Ri) Immediate transfer instruction MVI Ri, X (X-> Ri) (2) memory access instructions Keep the number of instruction STA Ri, X (Ri-> [R7// X]) Fetching instruction LDA Ri, X ([R7// x]-> Ri) (3) transfer of class instruction Transfer conditions (zero, in turn) instruction JZ Ri, X (if (Ri = 0) then [R7// X]-> PC) Unconditional transfer instruction JMP X ([R7// X]-> PC)
 Downloaders recently: [More information of uploader zjl6832838]
 To Search: mov
  • [model] - Curriculum design principles of computer
File list (Check if you may need any files):
lv7\all.vhdl
...\all_wave.ANT
...\all_wave.fdo
...\all_wave.tbw
...\all_wave.udo
...\all_wave.vhw
...\alu.cmd_log
...\alu.lso
...\alu.ngc
...\alu.ngr
...\alu.prj
...\alu.stx
...\alu.syr
...\alu.vhdl
...\alu_wave.ANT
...\alu_wave.fdo
...\alu_wave.tbw
...\alu_wave.udo
...\alu_wave.vhw
...\alu_wave1.ANT
...\alu_wave1.fdo
...\alu_wave1.tbw
...\alu_wave1.udo
...\alu_wave1.vhw
...\automake.log
...\coregen.log
...\coregen.prj
...\cpu.cmd_log
...\cpu.lso
...\cpu.ngc
...\cpu.ngr
...\cpu.prj
...\cpu.stx
...\cpu.syr
...\cpu.ucf
...\getir.cmd_log
...\getir.lso
...\getir.ngc
...\getir.ngr
...\getir.prj
...\getir.stx
...\getir.syr
...\getir.vhdl
...\getir_wave.ANT
...\getir_wave.fdo
...\getir_wave.tbw
...\getir_wave.udo
...\getir_wave.vhw
...\lv7.dhp
...\lv7.npl
...\memctrl.cmd_log
...\memctrl.lso
...\memctrl.ngc
...\memctrl.ngr
...\memctrl.prj
...\memctrl.stx
...\memctrl.syr
...\memctrl.vhdl
...\mem_wave.ANT
...\mem_wave.fdo
...\mem_wave.tbw
...\mem_wave.udo
...\mem_wave.vhw
...\pepExtractor.prj
...\results.txt
...\timectr.cmd_log
...\timectr.lso
...\timectr.ngc
...\timectr.ngr
...\timectr.prj
...\timectr.stx
...\timectr.syr
...\timectr.vhdl
...\time_wave.ANT
...\time_wave.fdo
...\time_wave.tbw
...\time_wave.udo
...\time_wave.vhw
...\transcript
...\vsim.wlf
...\vstmem.cmd_log
...\vstmem.lso
...\vstmem.ngc
...\vstmem.ngr
...\vstmem.prj
...\vstmem.stx
...\vstmem.syr
...\vstmem.vhdl
...\vstmemctrl.cmd_log
...\vstmemctrl.lso
...\vstmemctrl.ngc
...\vstmemctrl.ngr
...\vstmemctrl.prj
...\vstmemctrl.stx
...\vstmemctrl.syr
...\vstmem_wave.ANT
...\vstmem_wave.fdo
...\vstmem_wave.tbw
...\vstmem_wave.udo
...\vstmem_wave.vhw
    

CodeBus www.codebus.net