Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: eda6_5 Download
 Description: EDA6 second experiment is a good reference for beginners.
 Downloaders recently: [More information of uploader shmilyzy2009]
 To Search:
File list (Check if you may need any files):
test_5\add_n.asm.rpt
......\add_n.done
......\add_n.fit.eqn
......\add_n.fit.rpt
......\add_n.fit.summary
......\add_n.flow.rpt
......\add_n.map.eqn
......\add_n.map.rpt
......\add_n.map.summary
......\add_n.pin
......\add_n.pof
......\add_n.qpf
......\add_n.qsf
......\add_n.qws
......\add_n.sof
......\add_n.tan.rpt
......\add_n.tan.summary
......\add_n.vhd
......\add_n_assignment_defaults.qdf
......\cmp_state.ini
......\db\add_n.asm.qmsg
......\..\add_n.cbx.xml
......\..\add_n.cmp.cdb
......\..\add_n.cmp.hdb
......\..\add_n.cmp.qrpt
......\..\add_n.cmp.rdb
......\..\add_n.cmp.tdb
......\..\add_n.cmp0.ddb
......\..\add_n.dbp
......\..\add_n.db_info
......\..\add_n.eco.cdb
......\..\add_n.fit.qmsg
......\..\add_n.hier_info
......\..\add_n.hif
......\..\add_n.map.cdb
......\..\add_n.map.hdb
......\..\add_n.map.qmsg
......\..\add_n.pre_map.cdb
......\..\add_n.pre_map.hdb
......\..\add_n.psp
......\..\add_n.rtlv.hdb
......\..\add_n.rtlv_sg.cdb
......\..\add_n.rtlv_sg_swap.cdb
......\..\add_n.sgdiff.cdb
......\..\add_n.sgdiff.hdb
......\..\add_n.signalprobe.cdb
......\..\add_n.sld_design_entry.sci
......\..\add_n.sld_design_entry_dsc.sci
......\..\add_n.syn_hier_info
......\..\add_n.tan.qmsg
......\..\add_n_cmp.qrpt
......\db
test_5
    

CodeBus www.codebus.net