Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: d-flip Download
 Description: Synchronous reset D flip-flop, the flip-flop has a data input D, the clock input CLK, clear input CLR, the data output Q. CLR 1, the trigger reset
 Downloaders recently: [More information of uploader wmp32]
 To Search:
File list (Check if you may need any files): 
同步复位的D 触发器.doc

CodeBus www.codebus.net