Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: 32bitshiftregister Download
 Description: 32-bit shift register with latches, using verilog HDL language can be used for string and convert
 Downloaders recently: [More information of uploader langren1230]
 To Search:
  • [synchronous] - 1:10 string and conversion, including th
  • [SHFRT4_1] - Four series in and out of shift register
File list (Check if you may need any files):
32位带锁存移位寄存器(verilog).txt
    

CodeBus www.codebus.net