Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: rec Download
 Description: VerilogHDL prepared with serial receiver module can be integrated.
 Downloaders recently: [More information of uploader signalscut]
 To Search:
File list (Check if you may need any files):
rec\rec.qpf
...\rec.qsf
...\rec.v.bak
...\rec.v
...\rec.map.summary
...\rec.map.rpt
...\rec.pin
...\rec.fit.smsg
...\rec.fit.summary
...\rec.fit.rpt
...\rec.sof
...\rec.pof
...\rec.asm.rpt
...\rec.tan.summary
...\rec.tan.rpt
...\rec.flow.rpt
...\rec.done
...\rec.qws
...\db\rec.db_info
...\..\rec.map.qmsg
...\..\rec.cbx.xml
...\..\rec.hif
...\..\rec.hier_info
...\..\rec.rtlv_sg.cdb
...\..\rec.rtlv.hdb
...\..\rec.rtlv_sg_swap.cdb
...\..\rec.pre_map.hdb
...\..\rec.pre_map.cdb
...\..\rec.psp
...\..\rec.root_partition.map.info
...\..\rec.map_bb.logdb
...\..\rec.sgdiff.cdb
...\..\rec.sgdiff.hdb
...\..\rec.sld_design_entry_dsc.sci
...\..\rec.syn_hier_info
...\..\rec.root_partition.map.atm
...\..\rec.root_partition.map.hdbx
...\..\rec.map_bb.cdb
...\..\rec.map_bb.hdbx
...\..\rec.map_bb.hdb
...\..\rec.map.ecobp
...\..\rec.map.cdb
...\..\rec.map.hdb
...\..\rec.map.logdb
...\..\rec.map.bpm
...\..\rec.fit.qmsg
...\..\rec.cmp.logdb
...\..\rec.cmp.bpm
...\..\rec.cmp.ecobp
...\..\rec.root_partition.cmp.rcf
...\..\rec.root_partition.cmp.hdbx
...\..\rec.root_partition.cmp.atm
...\..\rec.root_partition.cmp.logdb
...\..\rec.root_partition.cmp.dfp
...\..\rec.tis_db_list.ddb
...\..\rec.asm.qmsg
...\..\rec.tan.qmsg
...\..\rec.cmp.tdb
...\..\rec.cmp0.ddb
...\..\rec.cmp.cdb
...\..\rec.signalprobe.cdb
...\..\rec.cmp.hdb
...\..\rec.cmp.rdb
...\..\rec.sld_design_entry.sci
...\..\rec.eco.cdb
...\..\rec.tmw_info
...\db
rec
    

CodeBus www.codebus.net