Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: series_port Download
 Description: With verilog program written in serial transceivers, can be 429 bus data and rs232 mouth communication.
 Downloaders recently: [More information of uploader 497620659]
 To Search:
File list (Check if you may need any files):
串口收发\clockdiv.v
........\toptest.v
........\top.v
........\reciever.v
........\transmit.v
........\recie_test.v
串口收发
    

CodeBus www.codebus.net