Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: asyncRst Download
 Description: Asynchronous reset the synchronization processing is particularly important for asic design
 Downloaders recently: [More information of uploader ninja2009]
 To Search:
File list (Check if you may need any files): 
时钟复位异步\asynrst2syn.v
............\复位.doc
时钟复位异步

CodeBus www.codebus.net