Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: fenpin Download
 Description: Clock divider, beginners can download the study results were quite good
 Downloaders recently: [More information of uploader hdy2003]
 To Search:
  • [E1_DCR] - 2MHz data clock recovery circuit, includ
  • [Frequency_divider] - With VERILOG HDL realize arbitrary frequ
File list (Check if you may need any files): 
时钟分频器\frediv9.vhd
..........\fredivn.vhd
..........\fredivn1.vhd
..........\PULSE.vhd
时钟分频器

CodeBus www.codebus.net