Description: Key de-jittering module to avoid system misoperation caused by key-jitter. FPGA clock frequency 25.000MHZ
To Search:
- [cpld_key] - FPGA 实现独立式按键，每按一下数码管+1，数码管是静态显示
- [key44] - Matrix keyboard fpga_4X4 procedures Buff
- [VHDL7] - A VHDL button to eliminate jitter and di
File list (Check if you may need any files):
key-dejitter.v
Download