Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: dianzizhong Download
 Description: Using FPGA to achieve clock, including the counter controller.
 Downloaders recently: [More information of uploader happy20292]
 To Search:
File list (Check if you may need any files): 
paobiao.v
timectr_clkdiv.vhd
freq.v
led7.v

CodeBus www.codebus.net