Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: fenpingqi Download
 Description: Introduced the method with other duty-cycle, counting the carry side, second pulse count output by the three methods.
 Downloaders recently: [More information of uploader huxiaoqin223]
 To Search:
File list (Check if you may need any files):
三种方式设计的分频器(常用于产生秒脉冲)\FreqDiv(等占空比法得到秒脉冲).vhd
........................................\FreqDiv(计数输出端取分频的秒脉冲).vhd
........................................\FreqDiv(计数进位端得到秒脉冲).vhd
三种方式设计的分频器(常用于产生秒脉冲)
    

CodeBus www.codebus.net