Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: VHDL Download
 Description: (1) using VHDL language program, in the EDA experiments on-board implementation (2) to resume normal time. Display mode is divided into two kinds, namely, a 24-hour system and 12-hour clock. Including 12-hour clock to be displayed on the afternoon (with light display). Hours, minutes and seconds to be displayed. (3). Manual calibration circuit. With a select button to choose a more functional hours, minutes functions, with another button to adjust the corresponding time and sub-values. Using VHDL language programs, in the EDA experiments on-board implementation (4) The whole point timekeeping. (5). Alarm. (6). Stopwatch function.
 Downloaders recently: [More information of uploader 0736047]
 To Search: vhdl 24 hour clock
  • [clock] - This is a digital clock digital logic ci
  • [2] - Use maxplus2 completed one complete with
File list (Check if you may need any files):
TIME_PROCESSING.vhd
clk.vhd
key.vhd
speaker.vhd
    

CodeBus www.codebus.net