Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: parall_ad_da Download
 Description: In and Jones SEED-XDTK platform, based on the parallel XC4VSX25 modulus, digital-analog conversion process
 Downloaders recently: [More information of uploader hchao]
 To Search:
  • [led] - And Jones in the platform, based on the
  • [key] - In and Jones SEED-XDTK platform, based o
File list (Check if you may need any files):
parall_ad_da
............\.lso
............\AD.v
............\AD_SERIES.v
............\DA_SERISE.prj
............\DA_SERISE.stx
............\DA_SERISE.v
............\DA_SERISE.xst
............\DA_SERISE_vhdl.prj
............\device_usage_statistics.html
............\isim
............\....\unisim_ver.auxlib
............\....\.................\dcm__clock__divide__by__2
............\....\.................\.........................\dcm__clock__divide__by__2.h
............\....\.................\.........................\mingw
............\....\.................\.........................\.....\dcm__clock__divide__by__2.obj
............\....\.................\dcm__clock__lost
............\....\.................\................\dcm__clock__lost.h
............\....\.................\................\mingw
............\....\.................\................\.....\dcm__clock__lost.obj
............\....\.................\dcm__maximum__period__check
............\....\.................\...........................\dcm__maximum__period__check.h
............\....\.................\...........................\mingw
............\....\.................\...........................\.....\dcm__maximum__period__check.obj
............\....\.................\hdllib.ref
............\....\.................\_b_u_f_g
............\....\.................\........\mingw
............\....\.................\........\.....\_b_u_f_g.obj
............\....\.................\........\_b_u_f_g.h
............\....\.................\_d_c_m
............\....\.................\......\mingw
............\....\.................\......\.....\_d_c_m.obj
............\....\.................\......\_d_c_m.h
............\....\.................\_i_b_u_f_g
............\....\.................\..........\mingw
............\....\.................\..........\.....\_i_b_u_f_g.obj
............\....\.................\..........\_i_b_u_f_g.h
............\....\work
............\....\....\glbl
............\....\....\....\glbl.h
............\....\....\....\mingw
............\....\....\....\.....\glbl.obj
............\....\....\hdllib.ref
............\....\....\hdpdeps.ref
............\....\....\main
............\....\....\....\main.h
............\....\....\....\mingw
............\....\....\....\.....\main.obj
............\....\....\....\xsimmain.cpp
............\....\....\test
............\....\....\....\mingw
............\....\....\....\.....\test.obj
............\....\....\....\test.h
............\....\....\....\xsimtest.cpp
............\....\....\v2__dcm
............\....\....\.......\mingw
............\....\....\.......\.....\v2__dcm.obj
............\....\....\.......\v2__dcm.h
............\....\....\vlg03
............\....\....\.....\v2__dcm.bin
............\....\....\vlg09
............\....\....\.....\_a_d.bin
............\....\....\vlg2D
............\....\....\.....\glbl.bin
............\....\....\.....\main.bin
............\....\....\vlg34
............\....\....\.....\test.bin
............\....\....\_a_d
............\....\....\....\mingw
............\....\....\....\.....\_a_d.obj
............\....\....\....\_a_d.h
............\isim.cmd
............\isim.hdlsourcefiles
............\isim.log
............\isim.tmp_save
............\.............\_1
............\isimwavedata.xwv
............\main.bgn
............\main.bit
............\main.bld
............\main.cel
............\main.cmd_log
............\main.drc
............\main.lso
............\main.ncd
............\main.ngc
............\main.ngd
............\main.ngr
............\main.pad
............\main.par
............\main.pcf
............\main.prj
............\main.stx
............\main.syr
............\main.twr
............\main.twx
............\main.ucf
............\main.ucf.bak
............\main.unroutes
............\main.ut
    

CodeBus www.codebus.net