Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: lcdok Download
 Description: Write your own LCD controller, in the EP1C3T140C8 last ran for help for beginners, it' s VHDL code
 To Search:
File list (Check if you may need any files):
lcd ok\char_rom.vhd
......\char_rom.vhd.bak
......\clk_div.vhd
......\clk_div.vhd.bak
......\db\prev_cmp_top.asm.qmsg
......\..\prev_cmp_top.eda.qmsg
......\..\prev_cmp_top.fit.qmsg
......\..\prev_cmp_top.map.qmsg
......\..\prev_cmp_top.qmsg
......\..\prev_cmp_top.tan.qmsg
......\..\top.asm.qmsg
......\..\top.cbx.xml
......\..\top.cmp.bpm
......\..\top.cmp.cdb
......\..\top.cmp.ecobp
......\..\top.cmp.hdb
......\..\top.cmp.kpt
......\..\top.cmp.logdb
......\..\top.cmp.rdb
......\..\top.cmp.tdb
......\..\top.cmp0.ddb
......\..\top.cmp_merge.kpt
......\..\top.db_info
......\..\top.eco.cdb
......\..\top.eda.qmsg
......\..\top.fit.qmsg
......\..\top.hier_info
......\..\top.hif
......\..\top.lpc.html
......\..\top.lpc.rdb
......\..\top.lpc.txt
......\..\top.map.bpm
......\..\top.map.cdb
......\..\top.map.ecobp
......\..\top.map.hdb
......\..\top.map.kpt
......\..\top.map.logdb
......\..\top.map.qmsg
......\..\top.map_bb.cdb
......\..\top.map_bb.hdb
......\..\top.map_bb.logdb
......\..\top.pre_map.cdb
......\..\top.pre_map.hdb
......\..\top.rtlv.hdb
......\..\top.rtlv_sg.cdb
......\..\top.rtlv_sg_swap.cdb
......\..\top.sgdiff.cdb
......\..\top.sgdiff.hdb
......\..\top.sld_design_entry.sci
......\..\top.sld_design_entry_dsc.sci
......\..\top.syn_hier_info
......\..\top.tan.qmsg
......\..\top.tis_db_list.ddb
......\..\top.tmw_info
......\..\top_global_asgn_op.abo
......\incremental_db\compiled_partitions\top.root_partition.cmp.atm
......\..............\...................\top.root_partition.cmp.dfp
......\..............\...................\top.root_partition.cmp.hdbx
......\..............\...................\top.root_partition.cmp.kpt
......\..............\...................\top.root_partition.cmp.logdb
......\..............\...................\top.root_partition.cmp.rcf
......\..............\...................\top.root_partition.map.atm
......\..............\...................\top.root_partition.map.dpi
......\..............\...................\top.root_partition.map.hdbx
......\..............\...................\top.root_partition.map.kpt
......\..............\README
......\lcd_ctr.vhd
......\lcd_ctr.vhd.bak
......\simulation\modelsim\top.cr.mti
......\..........\........\top.mpf
......\..........\........\top.sft
......\..........\........\top.vho
......\..........\........\top_modelsim.xrf
......\..........\........\top_vhd.sdo
......\..........\........\vsim.wlf
......\..........\........\work\char_rom\behavioral.dat
......\..........\........\....\........\behavioral.dbs
......\..........\........\....\........\behavioral.psm
......\..........\........\....\........\_primary.dat
......\..........\........\....\........\_primary.dbs
......\..........\........\....\.lk_div\behavioral.dat
......\..........\........\....\.......\behavioral.dbs
......\..........\........\....\.......\behavioral.psm
......\..........\........\....\.......\_primary.dat
......\..........\........\....\.......\_primary.dbs
......\..........\........\....\lcd_ctr\behavioral.dat
......\..........\........\....\.......\behavioral.dbs
......\..........\........\....\.......\behavioral.psm
......\..........\........\....\.......\_primary.dat
......\..........\........\....\.......\_primary.dbs
......\..........\........\....\test_bench\behavior.dat
......\..........\........\....\..........\behavior.dbs
......\..........\........\....\..........\behavior.psm
......\..........\........\....\..........\_primary.dat
......\..........\........\....\..........\_primary.dbs
......\..........\........\....\.op\behavioral.dat
......\..........\........\....\...\behavioral.dbs
......\..........\........\....\...\behavioral.psm
......\..........\........\....\...\_primary.dat
......\..........\........\....\...\_primary.dbs
    

CodeBus www.codebus.net