Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: VHDLscounter Download
 Description: Of a self-designed by VHDL stopwatch showed a total of four outputs, namely, one-tenth of seconds, seconds, ten seconds, minutes, so a total of four counters corresponding to (3 decimal counter, a 6 decimal counter is used to count for 10 seconds), the stopwatch should also have a reset signal and an accurate 10HZ clock signal.
 Downloaders recently: [More information of uploader student_cdut]
 To Search:
File list (Check if you may need any files):
EDA实验三\c10.bsf
.........\c10.vhd
.........\c10.vhd.bak
.........\c6.bsf
.........\c6.vhd
.........\c6.vhd.bak
.........\code7.bsf
.........\code7.vhd
.........\code7.vhd.bak
.........\count10.bdf
.........\count10.vhd
.........\db\exp2.asm.qmsg
.........\..\exp2.cbx.xml
.........\..\exp2.cmp.cdb
.........\..\exp2.cmp.hdb
.........\..\exp2.cmp.logdb
.........\..\exp2.cmp.rdb
.........\..\exp2.cmp.tdb
.........\..\exp2.cmp0.ddb
.........\..\exp2.db_info
.........\..\exp2.eco.cdb
.........\..\exp2.fit.qmsg
.........\..\exp2.hier_info
.........\..\exp2.hif
.........\..\exp2.map.cdb
.........\..\exp2.map.hdb
.........\..\exp2.map.logdb
.........\..\exp2.map.qmsg
.........\..\exp2.pre_map.cdb
.........\..\exp2.pre_map.hdb
.........\..\exp2.rtlv.hdb
.........\..\exp2.rtlv_sg.cdb
.........\..\exp2.rtlv_sg_swap.cdb
.........\..\exp2.sgdiff.cdb
.........\..\exp2.sgdiff.hdb
.........\..\exp2.sld_design_entry.sci
.........\..\exp2.sld_design_entry_dsc.sci
.........\..\exp2.syn_hier_info
.........\..\exp2.tan.qmsg
.........\..\exp2.tis_db_list.ddb
.........\..\exp2.tmw_info
.........\..\prev_cmp_exp2.asm.qmsg
.........\..\prev_cmp_exp2.fit.qmsg
.........\..\prev_cmp_exp2.map.qmsg
.........\..\prev_cmp_exp2.qmsg
.........\..\prev_cmp_exp2.tan.qmsg
.........\exp2.asm.rpt
.........\exp2.bsf
.........\exp2.done
.........\exp2.dpf
.........\exp2.fit.rpt
.........\exp2.fit.summary
.........\exp2.flow.rpt
.........\exp2.map.rpt
.........\exp2.map.summary
.........\exp2.pin
.........\exp2.pof
.........\exp2.qpf
.........\exp2.qsf
.........\exp2.qws
.........\exp2.sof
.........\exp2.tan.rpt
.........\exp2.tan.summary
.........\exp2.vhd.bak
.........\incremental_db\compiled_partitions\exp2.root_partition.map.kpt
.........\..............\README
.........\license.txt
.........\lpm_counter0.bsf
.........\lpm_counter0.inc
.........\lpm_counter0.qip
.........\lpm_counter0.tdf
.........\lpm_counter0_wave0.jpg
.........\lpm_counter0_wave1.jpg
.........\lpm_counter0_waveforms.html
.........\lpm_counter1.bsf
.........\lpm_counter1.inc
.........\lpm_counter1.qip
.........\lpm_counter1.tdf
.........\lpm_counter1_wave0.jpg
.........\lpm_counter1_waveforms.html
.........\mux41.bsf
.........\mux41.vhd
.........\mux41.vhd.bak
.........\readme.txt
.........\incremental_db\compiled_partitions
.........\db
.........\incremental_db
EDA实验三
实验3.doc
    

CodeBus www.codebus.net