Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: startwatch1 Download
 Description: The use of VHDL hardware description language designed to achieve a stopwatch, of which five VHDL files. startwatch for the top-level files
 Downloaders recently: [More information of uploader ducktang429]
 To Search:
  • [miaobiao] - VHDL language implementation of the stop
File list (Check if you may need any files): 
startwatch1\counttime.vhd
...........\COUTTIME.vhd
...........\display.vhd
...........\divfrequence.vhd
...........\startwatch.vhd
startwatch1

CodeBus www.codebus.net