Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: uart Download
 Description: the uart model is used to design the synthies and beherival model in verilog fpga
 Downloaders recently: [More information of uploader arun_apkb]
 To Search:
File list (Check if you may need any files): 
uart\uart.v
uart

CodeBus www.codebus.net