Description: As a simulation tool used MAXPLUS using VHDL language programming, using frequency shift keying modulation method to achieve 3FSK. The input of the system clock frequency respectively 2 hours, 4 minutes and 8 frequency-divider to have these three kinds of frequencies. Through the digital baseband signals received three pairs of binary-coded level value, and use them as three elected a switch to a different frequency values were selected, select a different signal, in order to achieve 3FSK modulation.
- [DVB-C] - Digital Video Broadcasting (DVB) Framing
- [twobit] - QPSK and 16QAM modulation of the stbc, o
File list (Check if you may need any files):
3FSK.vhd.doc
Download