Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: EDAdesigntechnologystopwatch Download
 Description: EDA technology _ stopwatch design (1) enable, pause, resume, stopwatch counting function (2) with asynchronous reset
 Downloaders recently: [More information of uploader yyskar]
 To Search:
File list (Check if you may need any files): 
EDA技术之_秒表的设计.doc

CodeBus www.codebus.net