Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: ee Download
 Description: A seven-segment decoder module, c2 ~ c0 is a 3 input decoder, when the input value is not the same time, the output of different characters. As the table shows, when the input is 100 to 111, the output space, that is, the digital control and dark. Dan seven-segment digital tube with different numbers 0 to 6, said attention is the common anode seven-segment digital tube, that the pipe input low, the digital tube light or digital control dark.
 Downloaders recently: [More information of uploader huleili0205]
 To Search:
File list (Check if you may need any files):
ee.doc
    

CodeBus www.codebus.net