exer1 verilog big job title, description of a remo - CodeBus

Welcome！[Sign In] ！[Sign Up]！

Front-page it | Collect it | [中国-简体中文]

FAQ Fav

Location:

Embeded-SCM Develop

VHDL-FPGA-Verilog

Title: exer1

Category:
VHDL-FPGA-Verilog
Tags:
[WORD]
File Size:
54kb
Update:
2012-11-26
Downloads:
0 Times
Uploaded by:
ltltll

Description: verilog big job title, description of a remote control with Verilog simulation and synthesis of the circuit

Downloaders recently: [More information of uploader ltltll]

To Search:

[QuartusIIChineseuserguide(Englishtranslatio] - Quartus II Chinese user guide (English v
[VHDl-several-procedure] - chips alter a few simple applications, p
[verilog] - The composition of the major principles
[exer2] - Given a frequency of 33MHz clock, try to
[project4] - A 14-stage FIR filter design, has given

File list (Check if you may need any files):

exer1\exer1＿report.doc
.....\modulator.v
.....\test_bench.v
exer1
.....\要求.doc

CodeBus www.codebus.net

“CodeBus” is the largest source code store in internet!

1999-2018 CodeBus All Rights Reserved.