Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: i2s_interface Download
 Description: - I2S top level test bench. Two transmitters and two receivers are instantiated, one each in slave and master mode. Test result is displayed in the log window, there should be no errors.
 Downloaders recently: [More information of uploader shahzadciit]
 To Search: VHDL I2S
File list (Check if you may need any files):
i2s_interface
.............\branches
.............\tags
.............\trunk
.............\.....\bench
.............\.....\.....\vhdl
.............\.....\.....\....\tb_i2s.vhd
.............\.....\.....\....\wb_tb_pack.txt
.............\.....\doc
.............\.....\...\copying.txt
.............\.....\...\i2s.pdf
.............\.....\...\src
.............\.....\...\...\i2s.doc
.............\.....\rtl
.............\.....\...\vhdl
.............\.....\...\....\dpram_rtl.txt
.............\.....\...\....\gen_control_reg.txt
.............\.....\...\....\gen_event_reg.txt
.............\.....\...\....\i2s_codec.vhd
.............\.....\...\....\i2s_version.vhd
.............\.....\...\....\rx_i2s_pack.vhd
.............\.....\...\....\rx_i2s_topm.vhd
.............\.....\...\....\rx_i2s_tops.vhd
.............\.....\...\....\rx_i2s_wbd.vhd
.............\.....\...\....\tx_i2s_pack.vhd
.............\.....\...\....\tx_i2s_topm.vhd
.............\.....\...\....\tx_i2s_tops.vhd
.............\.....\...\....\tx_i2s_wbd.vhd
.............\web_uploads
.............\...........\i2s_interface.zip
    

CodeBus www.codebus.net