Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: VHDLstudy Download
 Description: Summary of recent learning process, more helpful for beginners, including: four D flip-flop: 74 175 with a simple state machine implementation of the counter 12-bit general register register Shift register: 74 164 With load, clr functions of the register with three-state output of the 8-bit D register: 74374, etc.
 Downloaders recently: [More information of uploader kong_kaimin]
 To Search:
File list (Check if you may need any files):
VHDL学习\prebus.vhd
........\priority.vhd
........\seg7dec.vhd
........\TIMES.vhd
........\tlc5510.vhd
........\TLC7524.vhd
........\top.vhd
........\ttl374.vhd
........\unicntr.vhd
........\adder4B.vhd.bak
........\ADDER8B.vhd.bak
........\adder.vhd.bak
........\booth_multiplier.vhd.bak
........\DAC0832.vhd.bak
........\dev164.vhd.bak
........\fsm2.vhd.bak
........\HCT139.vhd.bak
........\JTDKZ.vhd.bak
........\lcd_driver.vhd.bak
........\MCS_51.vhd.bak
........\moore2.vhd.bak
........\nor2.vhd.bak
........\PID.vhd.bak
........\prebus.vhd.bak
........\priority.vhd.bak
........\seg7dec.vhd.bak
........\TIMES.vhd.bak
........\tlc5510.vhd.bak
........\TLC7524.vhd.bak
........\top.vhd.bak
........\ttl374.vhd.bak
........\unicntr.vhd.bak
........\4位adder.qsf
........\JTDKZ.qsf
........\4位adder.qpf
........\JTDKZ.qpf
........\MCS_51.vwf
........\4位adder.qws
........\JTDKZ.qws
........\JTDKZ.flow.rpt
........\JTDKZ.map.rpt
........\JTDKZ.map.summary
........\4位adder.vhd
........\ADC0809.vhd
........\adder4B.vhd
........\ADDER8B.vhd
........\adder.vhd
........\booth_multiplier.vhd
........\CLKGEN.vhd
........\DAC0832.vhd
........\dev164.vhd
........\dynamic.vhd
........\fsm2.vhd
........\fsm.vhd
........\HCT139.vhd
........\HCT175.vhd
........\HCT245.vhd
........\HCT688.vhd
........\JTDKZ.vhd
........\lcd_driver.vhd
........\MCS_51.vhd
........\mealy1.vhd
........\moore2.vhd
........\mux.vhd
........\PID.vhd
VHDL学习
    

CodeBus www.codebus.net