Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: clock Download
 Description: Verilog language with a time clock when the minute and second
 Downloaders recently: [More information of uploader 277502302]
 To Search:
File list (Check if you may need any files): 
kaotop.v
kao.v

CodeBus www.codebus.net