i2c\vhdl\CVS\Entries
...\....\...\Repository
...\....\...\Root
...\.erilog\CVS\Entries
...\.......\...\Repository
...\.......\...\Root
...\software\include\oc_i2c_master.h
...\........\.......\CVS\Entries
...\........\.......\...\Repository
...\........\.......\...\Root
...\........\drivers\CVS\Entries
...\........\.......\...\Repository
...\........\.......\...\Root
...\........\CVS\Entries
...\........\...\Repository
...\........\...\Root
...\.im\i2c_verilog\run\bench.vcd
...\...\...........\...\ncverilog.key
...\...\...........\...\ncverilog.log
...\...\...........\...\run
...\...\...........\...\waves\CVS\Entries
...\...\...........\...\.....\...\Repository
...\...\...........\...\.....\...\Root
...\...\...........\...\INCA_libs\CVS\Entries
...\...\...........\...\.........\...\Repository
...\...\...........\...\.........\...\Root
...\...\...........\...\CVS\Entries
...\...\...........\...\...\Repository
...\...\...........\...\...\Root
...\...\...........\CVS\Entries
...\...\...........\...\Repository
...\...\...........\...\Root
...\...\CVS\Entries
...\...\...\Repository
...\...\...\Root
...\rtl\vhdl\I2C.VHD
...\...\....\i2c_master_bit_ctrl.vhd
...\...\....\i2c_master_byte_ctrl.vhd
...\...\....\i2c_master_top.vhd
...\...\....\readme
...\...\....\tst_ds1621.vhd
...\...\....\CVS\Entries
...\...\....\...\Repository
...\...\....\...\Root
...\...\.erilog\i2c_master_bit_ctrl.v
...\...\.......\i2c_master_byte_ctrl.v
...\...\.......\i2c_master_defines.v
...\...\.......\i2c_master_top.v
...\...\.......\timescale.v
...\...\.......\transcript
...\...\.......\CVS\Entries
...\...\.......\...\Repository
...\...\.......\...\Root
...\...\CVS\Entries
...\...\...\Repository
...\...\...\Root
...\documentation\CVS\Entries
...\.............\...\Repository
...\.............\...\Root
...\...\i2c_specs.pdf
...\...\src\I2C_specs.doc
...\...\...\CVS\Entries
...\...\...\...\Repository
...\...\...\...\Root
...\...\CVS\Entries
...\...\...\Repository
...\...\...\Root
...\CVS\Entries
...\...\Repository
...\...\Root
...\bench\verilog\i2c_slave_model.v
...\.....\.......\spi_slave_model.v
...\.....\.......\transcript
...\.....\.......\tst_bench_top.v
...\.....\.......\wb_master_model.v
...\.....\.......\CVS\Entries
...\.....\.......\...\Repository
...\.....\.......\...\Root
...\.....\CVS\Entries
...\.....\...\Repository
...\.....\...\Root
...\cn_I2C\I2C器件接口IP核的CPLD设计.wps
...\......\I2C_philips.pdf
...\......\i2c总线协议(中文版).pdf
...\......\I～2C总线串行通信技术及其应用.PDF
...\......\ISE_chinese.pdf
...\......\i2c.doc
...\......\tw1658.doc
...\......\应用.doc
...\......\I2C_BUS.pdf
...\......\CAT24WCxxx.pdf
...\......\I2C_在CPLD_上的模拟实现.pdf
...\......\I2C总线时序分析及其模拟.pdf
...\......\基于VHDL的I2C总线控制核设计.htm
...\......\I2C控制器的VHDL源代码\i2c.cxt
...\......\.....................\i2c.jed
...\......\.....................\i2c.npl
...\......\.....................\i2c.rpt
...\......\.....................\i2c.vhd
...\......\.....................\i2c_control.vhd