Description: This source code is based on the Verilog language, " and- or- not" gate, with the case statement described in the 4 to 1 data selector, set the number of synchronization, the synchronization counter is cleared, the process of statement always described by simple arithmetic logic unit by serial block begin-end signal waveforms generated, there is a wide range of applications, such as encoder areas.
To Search:
File list (Check if you may need any files):
adder1.txt
Download