Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: LCD12864 Download
 Description: 128*64
 Downloaders recently: [More information of uploader sg131971]
 To Search:
File list (Check if you may need any files):
LCD12864\cmp_state.ini
........\db\altsyncram_g5j.tdf
........\..\altsyncram_h5j.tdf
........\..\lcd0.db_info
........\..\lcd0.sim.vwf
........\..\lcd0_global_asgn_op.abo
........\..\lcd0_sim.qrpt
........\..\prev_cmp_lcd0.asm.qmsg
........\..\prev_cmp_lcd0.fit.qmsg
........\..\prev_cmp_lcd0.map.qmsg
........\..\prev_cmp_lcd0.qmsg
........\..\prev_cmp_lcd0.sta.qmsg
........\..\prev_cmp_lcd0.tan.qmsg
........\..\ram0_lcd0_3659cc.hdl.mif
........\..\ram1_lcd0_3659cc.hdl.mif
........\..\rom0.hdl.mif
........\..\rom1.hdl.mif
........\..\rom2.hdl.mif
........\..\rom3.hdl.mif
........\incremental_db\compiled_partitions\lcd0.root_partition.map.kpt
........\..............\README
........\lcd0.asm.rpt
........\lcd0.done
........\lcd0.dpf
........\lcd0.fit.eqn
........\lcd0.fit.rpt
........\lcd0.fit.smsg
........\lcd0.fit.summary
........\lcd0.flow.rpt
........\lcd0.map.eqn
........\lcd0.map.rpt
........\lcd0.map.smsg
........\lcd0.map.summary
........\lcd0.pin
........\lcd0.pof
........\lcd0.qpf
........\lcd0.qsf
........\lcd0.qws
........\lcd0.sim.rpt
........\lcd0.sof
........\lcd0.sta.rpt
........\lcd0.sta.summary
........\lcd0.tan.rpt
........\lcd0.tan.summary
........\lcd0.tcl
........\lcd0.tcl.bak
........\lcd0.v
........\lcd0.v.bak
........\lcd0.vwf
........\lcd0_assignment_defaults.qdf
........\incremental_db\compiled_partitions
........\db
........\incremental_db
LCD12864
    

CodeBus www.codebus.net