Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: LAB5new Download
 Description: This is a lab of processor
 Downloaders recently: [More information of uploader 08beemali]
 To Search:
File list (Check if you may need any files):
LAB5new\TASK123
.......\.......\.lso
.......\.......\__ISE_repository_LAB5.ise_.lock
.......\.......\_xmsgs
.......\.......\......\fuse.xmsgs
.......\.......\......\xst.xmsgs
.......\.......\g.v
.......\.......\g_v_stx.prj
.......\.......\isim.cmd
.......\.......\isim.hdlsourcefiles
.......\.......\isim.log
.......\.......\isim.tmp_save
.......\.......\.............\_1
.......\.......\isim
.......\.......\....\temp
.......\.......\....\....\hdllib.ref
.......\.......\....\....\hdpdeps.ref
.......\.......\....\....\vlg15
.......\.......\....\....\.....\_t_a_s_k2.bin
.......\.......\....\....\vlg2D
.......\.......\....\....\.....\glbl.bin
.......\.......\....\....\vlg60
.......\.......\....\....\.....\g__v.bin
.......\.......\....\....\vlg77
.......\.......\....\....\.....\_t_a_s_k__1___g_a_t_e_l_e_v_e_l.bin
.......\.......\....\work
.......\.......\....\....\_t_a_s_k__1___g_a_t_e_l_e_v_e_l
.......\.......\....\....\...............................\_t_a_s_k__1___g_a_t_e_l_e_v_e_l.h
.......\.......\....\....\...............................\mingw
.......\.......\....\....\...............................\.....\_t_a_s_k__1___g_a_t_e_l_e_v_e_l.obj
.......\.......\....\....\...............................\xsim_t_a_s_k__1___g_a_t_e_l_e_v_e_l.cpp
.......\.......\....\....\_t_a_s_k2
.......\.......\....\....\.........\_t_a_s_k2.h
.......\.......\....\....\.........\mingw
.......\.......\....\....\.........\.....\_t_a_s_k2.obj
.......\.......\....\....\.........\xsim_t_a_s_k2.cpp
.......\.......\....\....\_t_a_s_k3
.......\.......\....\....\.........\_t_a_s_k3.h
.......\.......\....\....\.........\mingw
.......\.......\....\....\.........\.....\_t_a_s_k3.obj
.......\.......\....\....\_t_a_sk1
.......\.......\....\....\........\_t_a_sk1.h
.......\.......\....\....\........\mingw
.......\.......\....\....\........\.....\_t_a_sk1.obj
.......\.......\....\....\g__v
.......\.......\....\....\....\g__v.h
.......\.......\....\....\....\mingw
.......\.......\....\....\....\.....\g__v.obj
.......\.......\....\....\....\xsimg__v.cpp
.......\.......\....\....\glbl
.......\.......\....\....\....\glbl.h
.......\.......\....\....\....\mingw
.......\.......\....\....\....\.....\glbl.obj
.......\.......\....\....\hdllib.ref
.......\.......\....\....\hdpdeps.ref
.......\.......\....\....\test1__v
.......\.......\....\....\........\mingw
.......\.......\....\....\........\.....\test1__v.obj
.......\.......\....\....\........\test1__v.h
.......\.......\....\....\........\xsimtest1__v.cpp
.......\.......\....\....\test2__v
.......\.......\....\....\........\mingw
.......\.......\....\....\........\.....\test2__v.obj
.......\.......\....\....\........\test2__v.h
.......\.......\....\....\........\xsimtest2__v.cpp
.......\.......\....\....\test3__v
.......\.......\....\....\........\mingw
.......\.......\....\....\........\.....\test3__v.obj
.......\.......\....\....\........\test3__v.h
.......\.......\....\....\........\xsimtest3__v.cpp
.......\.......\....\....\vlg15
.......\.......\....\....\.....\_t_a_s_k2.bin
.......\.......\....\....\vlg16
.......\.......\....\....\.....\_t_a_s_k3.bin
.......\.......\....\....\vlg17
.......\.......\....\....\.....\test2__v.bin
.......\.......\....\....\vlg2D
.......\.......\....\....\.....\glbl.bin
.......\.......\....\....\vlg30
.......\.......\....\....\.....\test3__v.bin
.......\.......\....\....\vlg34
.......\.......\....\....\.....\_t_a_sk1.bin
.......\.......\....\....\vlg60
.......\.......\....\....\.....\g__v.bin
.......\.......\....\....\vlg77
.......\.......\....\....\.....\_t_a_s_k__1___g_a_t_e_l_e_v_e_l.bin
.......\.......\....\....\vlg7E
.......\.......\....\....\.....\test1__v.bin
.......\.......\isimwavedata.xwv
.......\.......\LAB5.ise
.......\.......\LAB5.ise_ISE_Backup
.......\.......\TASK_1_GATELEVEL.prj
.......\.......\TASK_1_GATELEVEL.stx
.......\.......\TASK_1_GATELEVEL.v
.......\.......\TASK_1_GATELEVEL.xst
.......\.......\TASK_1_GATELEVEL_stx.prj
.......\.......\TASK1.v
.......\.......\TASK2.v
.......\.......\TASK2_beh.prj
.......\.......\TASK2_isim_beh.exe
    

CodeBus www.codebus.net