Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: uart_R_S Download
 Description: UART Serial Port with a CPLD to send and receive functions, mainly the timing of implementation. The device s Crystal is 20MHz.
 Downloaders recently: [More information of uploader beiwei90du]
 To Search:
File list (Check if you may need any files):
uart s+r\db\add_sub_5nh.tdf
........\..\add_sub_bch.tdf
........\..\add_sub_ejh.tdf
........\..\add_sub_eoh.tdf
........\..\add_sub_hjh.tdf
........\..\add_sub_m8h.tdf
........\..\add_sub_o8h.tdf
........\..\prev_cmp_test.asm.qmsg
........\..\prev_cmp_test.fit.qmsg
........\..\prev_cmp_test.map.qmsg
........\..\prev_cmp_test.qmsg
........\..\prev_cmp_test.tan.qmsg
........\..\test.asm.qmsg
........\..\test.cbx.xml
........\..\test.cmp.cdb
........\..\test.cmp.hdb
........\..\test.cmp.logdb
........\..\test.cmp.rdb
........\..\test.cmp.tdb
........\..\test.cmp0.ddb
........\..\test.dbp
........\..\test.db_info
........\..\test.eco.cdb
........\..\test.fit.qmsg
........\..\test.hier_info
........\..\test.hif
........\..\test.map.cdb
........\..\test.map.hdb
........\..\test.map.logdb
........\..\test.map.qmsg
........\..\test.pre_map.cdb
........\..\test.pre_map.hdb
........\..\test.psp
........\..\test.pss
........\..\test.rtlv.hdb
........\..\test.rtlv_sg.cdb
........\..\test.rtlv_sg_swap.cdb
........\..\test.sgdiff.cdb
........\..\test.sgdiff.hdb
........\..\test.sld_design_entry.sci
........\..\test.sld_design_entry_dsc.sci
........\..\test.syn_hier_info
........\..\test.tan.qmsg
........\..\test.tis_db_list.ddb
........\test.asm.rpt
........\test.cdf
........\test.done
........\test.dpf
........\test.fit.rpt
........\test.fit.summary
........\test.flow.rpt
........\test.map.rpt
........\test.map.summary
........\test.pin
........\test.pof
........\test.qpf
........\test.qsf
........\test.qws
........\test.tan.rpt
........\test.tan.summary
........\test.v
........\db
uart s+r
    

CodeBus www.codebus.net