Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: exp_cpu_vhd Download
 Description: A CPU module except downloading parts,such as SHIXU and XIANSHI.This version has 2 warning as below.But functional waveform shows --a right execution of computing. --ZHANG Hongjie 2010.6.11 -- Warning: Inferred dual-clock RAM node "ram8~17" from synchronous design logic. -- The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design. -- Warning: Inferred dual-clock RAM node "ram8~18" from synchronous design logic. -- The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
 Downloaders recently: [More information of uploader 172525616]
 To Search:
File list (Check if you may need any files):
exp_cpu_vhd.vhd
    

CodeBus www.codebus.net