Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: fpga1 Download
 Description: When learning to write their own fpga small test program. People can see the new entry, studies. Follow-up has fpga2, fpga3, and personal experience.
 To Search:
File list (Check if you may need any files):
fpga1\aaa\aaa.qpf
.....\...\aaa.qsf
.....\...\aaa.bdf
.....\...\aaa.map.summary
.....\...\aaa.dpf
.....\...\aaa.done
.....\...\aaa.map.rpt
.....\...\aaa.pin
.....\...\aaa.fit.smsg
.....\...\aaa.fit.summary
.....\...\aaa.fit.rpt
.....\...\aaa.asm.rpt
.....\...\aaa.tan.summary
.....\...\aaa.tan.rpt
.....\...\aaa.flow.rpt
.....\...\aaa.vwf
.....\...\aaa.sim.rpt
.....\...\aaa.qws
.....\...\db\aaa.db_info
.....\...\..\aaa.sld_design_entry.sci
.....\...\..\aaa.eco.cdb
.....\...\..\aaa.cbx.xml
.....\...\..\aaa.hif
.....\...\..\aaa.hier_info
.....\...\..\aaa.psp
.....\...\..\aaa.pss
.....\...\..\aaa.dbp
.....\...\..\aaa.syn_hier_info
.....\...\..\aaa.map.ecobp
.....\...\..\prev_cmp_aaa.map.qmsg
.....\...\..\aaa.map.qmsg
.....\...\..\aaa.rtlv_sg.cdb
.....\...\..\aaa.rtlv.hdb
.....\...\..\aaa.rtlv_sg_swap.cdb
.....\...\..\aaa.pre_map.hdb
.....\...\..\aaa.pre_map.cdb
.....\...\..\aaa.map_bb.logdb
.....\...\..\aaa.sgdiff.cdb
.....\...\..\aaa.sgdiff.hdb
.....\...\..\aaa.sld_design_entry_dsc.sci
.....\...\..\aaa.map_bb.cdb
.....\...\..\aaa.map_bb.hdb
.....\...\..\aaa.map.cdb
.....\...\..\aaa.map.hdb
.....\...\..\aaa.map.logdb
.....\...\..\aaa.map.bpm
.....\...\..\aaa.fit.qmsg
.....\...\..\aaa.cmp.logdb
.....\...\..\aaa.cmp.bpm
.....\...\..\aaa.cmp.ecobp
.....\...\..\aaa.cmp_bb.logdb
.....\...\..\aaa.cmp_bb.rcf
.....\...\..\aaa.cmp_bb.cdb
.....\...\..\aaa.cmp_bb.hdb
.....\...\..\aaa.tis_db_list.ddb
.....\...\..\aaa.asm.qmsg
.....\...\..\aaa.tan.qmsg
.....\...\..\aaa.cmp.tdb
.....\...\..\aaa.cmp0.ddb
.....\...\..\aaa.cmp.cdb
.....\...\..\aaa.signalprobe.cdb
.....\...\..\aaa.cmp.hdb
.....\...\..\aaa.cmp.rdb
.....\...\..\wed.wsf
.....\...\..\prev_cmp_aaa.qmsg
.....\...\..\aaa.sim.qmsg
.....\...\..\aaa.sim.hdb
.....\...\..\aaa.eds_overflow
.....\...\..\aaa.sim.cvwf
.....\...\..\aaa.sim.rdb
.....\.dd\add.qpf
.....\...\add.qsf
.....\...\add.bdf
.....\...\add.map.summary
.....\...\add.pin
.....\...\add.fit.smsg
.....\...\add.fit.summary
.....\...\add.fit.rpt
.....\...\add.asm.rpt
.....\...\add.tan.summary
.....\...\add.tan.rpt
.....\...\add.done
.....\...\add.vwf
.....\...\add.map.rpt
.....\...\add.flow.rpt
.....\...\add.sim.rpt
.....\...\add.qws
.....\...\db\add.db_info
.....\...\..\prev_cmp_add.sim.qmsg
.....\...\..\add.fnsim.hdb
.....\...\..\add.sld_design_entry_dsc.sci
.....\...\..\prev_cmp_add.qmsg
.....\...\..\add.sim.qmsg
.....\...\..\add.eco.cdb
.....\...\..\add.sim.cvwf
.....\...\..\add.sim.rdb
.....\...\..\add.cbx.xml
.....\...\..\add.hif
.....\...\..\add.sld_design_entry.sci
.....\...\..\add.sim.hdb
    

CodeBus www.codebus.net