Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: fpga3 Download
 Description: When learning to write their own fpga small test program. People can see the new entry, studies. Still ahead fpga1, fpga2.
 To Search:
File list (Check if you may need any files):
fpga3\test8\add4.qpf
.....\.....\add4.qsf
.....\.....\add4.map.summary
.....\.....\add4.vhd.bak
.....\.....\add4.vhd
.....\.....\add4.done
.....\.....\add4.map.rpt
.....\.....\add4.flow.rpt
.....\.....\add4.vwf
.....\.....\add4.sim.rpt
.....\.....\add4.qws
.....\.....\db\add4.db_info
.....\.....\..\add4.cbx.xml
.....\.....\..\add4.hif
.....\.....\..\add4.hier_info
.....\.....\..\add4.psp
.....\.....\..\add4.dbp
.....\.....\..\add4.pss
.....\.....\..\add4.syn_hier_info
.....\.....\..\add4.map.ecobp
.....\.....\..\prev_cmp_add4.map.qmsg
.....\.....\..\add4.map.qmsg
.....\.....\..\add4.rtlv_sg.cdb
.....\.....\..\add4.rtlv.hdb
.....\.....\..\add4.rtlv_sg_swap.cdb
.....\.....\..\add4.pre_map.hdb
.....\.....\..\add4.pre_map.cdb
.....\.....\..\add4.map_bb.logdb
.....\.....\..\add4.sgdiff.cdb
.....\.....\..\add4.sgdiff.hdb
.....\.....\..\add4.map_bb.cdb
.....\.....\..\add4.map_bb.hdb
.....\.....\..\add4.map.cdb
.....\.....\..\add4.map.hdb
.....\.....\..\add4.map.logdb
.....\.....\..\add4.map.bpm
.....\.....\..\add4.cmp.rdb
.....\.....\..\add4.tis_db_list.ddb
.....\.....\..\add4.fnsim.qmsg
.....\.....\..\add4.fnsim.cdb
.....\.....\..\add4.fnsim.hdb
.....\.....\..\add4.sld_design_entry_dsc.sci
.....\.....\..\add4.simfam
.....\.....\..\add4.eds_overflow
.....\.....\..\prev_cmp_add4.qmsg
.....\.....\..\wed.wsf
.....\.....\..\prev_cmp_add4.sim.qmsg
.....\.....\..\add4.sim.qmsg
.....\.....\..\add4.sim.hdb
.....\.....\..\add4.sim.rdb
.....\.....\..\add4.sld_design_entry.sci
.....\.....\..\add4.sim.cvwf
.....\.....\..\add4.eco.cdb
.....\fpga心得.doc
.....\test6\test6.qpf
.....\.....\test6.qsf
.....\.....\test6.map.summary
.....\.....\test6.vhd.bak
.....\.....\test6.vhd
.....\.....\test6.map.rpt
.....\.....\test6.flow.rpt
.....\.....\test6.done
.....\.....\test6.vwf
.....\.....\test6.sim.rpt
.....\.....\test6.qws
.....\.....\db\test6.db_info
.....\.....\..\test6.cbx.xml
.....\.....\..\test6.hif
.....\.....\..\prev_cmp_test6.map.qmsg
.....\.....\..\test6.map.qmsg
.....\.....\..\test6.hier_info
.....\.....\..\test6.rtlv_sg.cdb
.....\.....\..\test6.rtlv.hdb
.....\.....\..\test6.rtlv_sg_swap.cdb
.....\.....\..\test6.pre_map.hdb
.....\.....\..\test6.pre_map.cdb
.....\.....\..\test6.psp
.....\.....\..\test6.dbp
.....\.....\..\test6.pss
.....\.....\..\test6.map_bb.logdb
.....\.....\..\test6.sgdiff.cdb
.....\.....\..\test6.sgdiff.hdb
.....\.....\..\test6.syn_hier_info
.....\.....\..\test6.map_bb.cdb
.....\.....\..\test6.map_bb.hdb
.....\.....\..\test6.map.ecobp
.....\.....\..\test6.map.cdb
.....\.....\..\test6.map.hdb
.....\.....\..\test6.map.logdb
.....\.....\..\test6.map.bpm
.....\.....\..\test6.cmp.rdb
.....\.....\..\test6.tis_db_list.ddb
.....\.....\..\test6.fnsim.qmsg
.....\.....\..\test6.fnsim.cdb
.....\.....\..\test6.fnsim.hdb
.....\.....\..\test6.sld_design_entry_dsc.sci
.....\.....\..\prev_cmp_test6.qmsg
.....\.....\..\test6.sim.qmsg
.....\.....\..\test6.sim.hdb
.....\.....\..\test6.simfam
    

CodeBus www.codebus.net